Abstract
Redundancy is one of the main ways to ensure the reliability of critical
equipment, as well as Radiation Hardened by Design, RHBD. They use the Tripling
of digital equipment (majoritation), that is, they use, for example, three
channels of equipment with a choice of "two out of three" using the
so-called Majority Vote Circuit for each bit. In this case, the more Majority
Vote Circuits, the greater the gain in the probability of failure-free
operation. When the entire device (for example, a computer) is tripled, we obtain
a general majoritation. In the case of tripling individual device blocks (for
example, processor, memory, I/O, etc.), we obtain a separate tripling. Further
deepening of the Tripling leads to the so-called Deep Tripling. In principle,
it is possible to triple individual elements. It turns out that the so-called
Quadding at an even lower level-CMOS transistor significantly exceeds the
element tripling, and sometimes it has even less complexity. The article deals
with the features of Tripling and Quadding, the corresponding expressions and
graphs are analyzed.
References
[1] Avizienis А. Fault-Tolerance: The survival attribute of digital system / A. Avizienis // Proc. of the IEEE. – 1978. –Vol. 66, N 10. – P. 1109 – 1125;
[2] A. Avižienis, J.C. Laprie, B. RandellDependability and its threats: a taxonomy. Building the Information Society, 2004, 91-120
[3] Shankarnarayanan Ramaswamy, Leonard Rockett, Dinu Patel and others A Radiation Hardened Reconfigurable FPGA. Available at: https://pdfs.semanticscholar.org/57f8/ff540360eadceafc062797b7a01065f6f9cc.pdf (accessed 30.03.2018)
[4] Error Detection Or Correction Of The Data By Redundancy In Hardware (epo) Patents (Class 714/E11.054). Available at: https://patents.justia.com/patents-by-us-classification/714/E11.054 (accessed 07.05.2018)
[5] Carl Carmichael. Triple Module Redundancy Design Techniques for Virtex FPGAs. Available at: https://www.xilinx.com/support/documentation/application_notes/xapp197.pdf (accessed 30.03.2018
[6] W. Weibull. A statistical distribution function of wide applicability. J. Appl. Mech.-Trans. ASME, 1951, 18 (3): 293–297.
[7] A. H. El-Maleh, B. M. Al-Hashimi, and A. Al-Yamani. N2-Transistor Structure for Defect-Tolerance at the Nanoscale. Europen Test Symposium, 2007.
[8] Aiman H. El-Maleh, Ahmad Al-Yamani and Bashir M. Al-Hashimi. Transistor-Level Defect Tolerant Digital System Design at the Nanoscale. Available at: http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.474.3844&rep=rep1&type=pdf (accessed 05.05.2018), 2007.
[9] Grekov, A.V., Tyurin, S.F. Fault tolerant logic cell FPGA Proceedings of the 2017 IEEE Russia Section Young Re-searchers in Electrical and Electronic Engineering Conference, ElConRus 2017 7910548, с. 287-290
[10] Tyurin S.F. Retention of functional completeness of Boolean functions under “failures” of the arguments. Automation and Remote Control. – 1999. Vol.60. No 9 part 2. pp. 1360-1367.
[11] Conway, Lynn. Drafts of the Mead-Conway textbook, Introduction to VLSI Systems. University of Michigan. Retrieved 9 June 2015.
[12] V. Kharchenko, Y. Kondratenko, J. Kacprzyk (Eds.), Green IT Engineering: Concepts, Models, Complex Systems Architectures, Studies in Systems, Decision and Control, Vol. 74, Berlin, Heidelberg: Springer International Publishing, 2016.
[13] Drozd, A. et al.: The levels of target resources development in computer systems. In: Design & Test Symposium (EWDTS), 2014 East-West, pp. 1-5, IEEE, (2014).
[14] Stephen Brown, Jonathan Rose. Architecture of FPGAs and CPLDs: A Tutorial. Available at: http://www.eecg.toronto.edu/~jayar/ pubs/brown/survey.pdf (Accessed 10 June 2017).