magazinelogo

Journal of Electrical Power & Energy Systems

ISSN Print: 2576-0521 Downloads: 27296 Total View: 323661
Frequency: semi-annually ISSN Online: 2576-053X CODEN: JEPEEG
Email: jepes@hillpublisher.com

Volumes & Issues

Current Issue

Article Open Access http://dx.doi.org/10.26855/jepes.2023.12.003

A Structure of Transformer Protective Relay for Implementing a High-speed Operation of Many Protective Functions Using a Parallel Processing Feature of FPGA

Jungbin Im*, Gyerim Han, Jusong Bak

Department of Electrical Engineering, Kim Chaek University of Technology, Pyongyang, Democratic People's Republic of Korea.

*Corresponding author: Jungbin Im

Published: December 30,2023

Abstract

A protective relay plays a crucial role in the normal operation of a power system and the reliable supply of electrical power. The implementation of the modeling multi-functional hardware transformer protective relay based on a Field programmable gate array (FPGA) for a higher speed operation of protection is newly discussed in this paper. Taking the advantage of parallelism feature on FPGA, the proposed hardware transformer relay can process input signals of multi-channel with high speed, at the same time in real-time, and concurrently estimate and process different function protective logics. By using a single Altera CycloneⅢ EP3C40Q240CN8 and configuring different function protective relays, this relay allows us high-speed operation which is a basic demand of protection. This relay can operate within 1.1 cycle of the power frequency. The results demonstrate the operating speed and effectiveness of this protective relay for power transformers.

References

[1] T. S. Sindhu, M. S. Sachdev, H. C. Wood. “Design of a Microprocessor based Overcurrent Relay”, IEEE Conference on Computer, Power and Communications system in Rural Environment, pp.41-46, May. 1991.

[2] Faisal Fadal, Ronald Krahe. “Microprocessor based inverse time multiple overcurrent relays”, Electric Power System Research, vol.35, no.3, pp. 207-211, 1995.

[3] P. Mahat, Z. Chen, B. Bak-Jensen, C. L. Bak. “A simple adaptive overcurrent protection of distribution systems with distributed generation”, IEEE Trans. Smart Grid, vol.2, no.3, pp.428-437, Sep. 2011.

[4] M. R. Dadash Zadeh, T. S. Sidhu, A. Klimek. “Field-Programmable Analog Array Based Distance Relay”, IEEE Trans. Power Del., vol. 24, no. 3, pp. 1063-1071, Jul. 2009, DOI: 10.1109/TPWRD. 2009. 2013403.

[5] E. Monmasson, L. Idkhajine, M. N. Cirstea, I. Bahri, A. Tisan, M. W. Naouar. “FPGAs in Industrial Control Applications”, IEEE Trans. Ind. Informat., vol. 7, no. 2, pp. 224-243, May. 2011, DOI: 10.1109/TII.2011.2123908. 

[6] Yifan Wang, Venkata Dinavahi. “Low-Latency Distance Protective Relay on FPGA”, IEEE Transactions on Smart Grid, Vol. 5, No. 2. pp.896-905, March. 2014.

[7] M. A. Manzoul. “Multi-function protective relay on FPGA”, Microelectronics Reliability”, vol.38, pp.1963-1968, 1998. 

[8] S. P. Valsan, K. S. Swarup. “Protective relaying for power transformers using field programmable gate array”, IET Electr. Power, vol. 2, no. 2, pp. 135-143. Appl. 2008, DOI: 10.1049/iet-epa: 20070355. 

[9] A. A. Girgis. “A new kalman filtering based digital distance relay”, IEEE Trans. Power App. Syt., vol. PAS-101, no.9, pp. 3471-3480, Sep. 1982.

[10] H. J. Altuve Ferrer, I. Dias Verduzco, E. Vazquez Martinez. “Fourier and Walsh digital filtering algorithm for distance protection”, IEEE Trans. Power Syst., vol. 11, no. 1, pp. 457-462, Feb.1996.

[11] N.T. Stringer. “The dffect of DC offset on current-operated relays”, IEEE Trans. Ind. Appl., vol. 34, no. 1, pp. 30-34. Jan/Feb. 1998.

[12] J. C. Gu, S. L. Yu. “Removal of DC offset in current and voltage signals using a novel Fourier filter algorithm”, IEEE Trans. Power Del., vol. 15, no. 1, pp. 73-79, Jan. 2000.

[13] M. A. Manzoul. “Interrupt-Driven Microprocessor-Based Overcurrent Relay”, IEEE Transactions on Industrial Electronics, vol.38, no.l, pp. 8-9. February 1991.

[14] M. A. Manzoul. “Multiple Overcurrent Relays using a Single Microprocessor”, IEEE Transaction on Industrial Electronics, voI.37, no.4, pp. 307-309. August. 1990.

[15] Varun Maheshwari, Bhagwan Das Devulapalli, A.K. Saxena. “FPGA-based digital overcurrent relay with concurrent sense-process-communicate cycles”, Electrical Power and Energy Systems, vol. 55, pp. 66–73, 2014. (journal homepage: www.elsevier.com/locate/ijepes) 

[16] Sekar Kannuppaiyan, Vivekanandan Chenniappan. “Numerical Inverse Definite Minimum Time Overcurrent Relay for Microgrid Power System Protection”, IEEJ Transactions on Electrical and Electronic Engineering, pp. 50-54, October. 2015, DOI:10.1002/tee.22066.  

[17] Sumit Ahuja, Love Kothari, D. N. Vishwakarma, S.K. Balasubramanian. “Field Programmable Gate Arrays Based Overcurrent Relays”, Electric Power Components and Systems, vol. 32: pp. 247-255. 2004, DOI: 10.1080/15325000490207769. 

[18] Cyclone Ⅲ Device Handbook, Volume 1, ALTERA.

How to cite this paper

A Structure of Transformer Protective Relay for Implementing a High-speed Operation of Many Protective Functions Using a Parallel Processing Feature of FPGA

How to cite this paper: Jungbin Im, Gyerim Han, Jusong Bak. (2023) A Structure of Transformer Protective Relay for Implementing a High-speed Operation of Many Protective Functions Using a Parallel Processing Feature of FPGA. Journal of Electrical Power & Energy Systems7(2), 60-71.

DOI: http://dx.doi.org/10.26855/jepes.2023.12.003